This repository hosts the source code, documentation, and materials for the Bachelor of Science thesis titled "Implementation of RISC-V CPU with External Debug Support" conducted at School of Electrical Engineering, University of Belgrade. Supervised by professor PhD Zaharije Radivojević, the project explores the development of a RISC-V CPU with external debug capabilities. For detailed information, please refer to:
This repository was archived by the owner on Feb 19, 2024. It is now read-only.