Sitelet https://github.com/odutra00
Skip to content
View odutra00's full-sized avatar

Block or report odutra00

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. CarteiraManager CarteiraManager Public

    Gerenciador de Carteiras de acoes, com cálculo de IRPF e indicadores via investpy.py

    Python 2

  2. CasaMaquinas CasaMaquinas Public

    This project manages a swimming pool machine room with several features. It works with Esp32 and RainMaker framework.

    C++

  3. assemblerRISC assemblerRISC Public

    Assembler para o trabalho de ELTD05/ELTD15

    C

  4. RISCV RISCV Public

    Forked from ShaheerSajid/RISCV

    32-bit soft RISCV processor for FPGA applications

    Verilog

  5. RISC-V-CPU-Core-UVM-Based-ISA-Compliance-Verification RISC-V-CPU-Core-UVM-Based-ISA-Compliance-Verification Public

    UVM / DPI RISC-V microarchtecture verification with Spike

    SystemVerilog

  6. OpenRAM OpenRAM Public

    Forked from VLSIDA/OpenRAM

    An open-source static random access memory (SRAM) compiler. Changes were made to adapt it to tsmc65N

    Python