Sitelet https://web.archive.org/web/20201214092316/https://github.com/YosysHQ/yosys/pulls
Skip to content

/ yosys

New pull request New
36 Open 1,439 Closed
36 Open 1,439 Closed
Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels.
Projects
Filter by project
Milestones
Filter by milestone
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀
CXXRTL: implement zero-cost full coverage debug information through the magic✨ of outlining🪄🎀🧹
#2487 opened Dec 13, 2020 by whitequark
nexus: Add LRAM inference
#2480 opened Dec 8, 2020 by daveshah1
Allow constant function calls in constant function arguments
#2479 opened Dec 7, 2020 by zachjs
Intel le
#2477 opened Dec 6, 2020 by salarii
10
Fix constants bound to single bit arguments (fixes #2383)
#2476 opened Dec 6, 2020 by zachjs
Firrtl fix invalid parameter check in paramod
#2475 opened Dec 5, 2020 by sahandKashani
1
ice40: tolerate unconnected SB_LUT4 inputs
#2474 opened Dec 5, 2020 by whitequark • Approved
1
1
ice40: simulate SPRAM poweron delay in cells_sim
#2471 opened Dec 3, 2020 by bobtwinkles
2
intel_alm: preliminary Arria V support
#2461 opened Nov 30, 2020 by Ravenslofty
9
[WIP] New $print cell for representing print statements
#2459 opened Nov 29, 2020 by whitequark • Draft 2 of 6
proc_prune: do not promote partially redundant assignments.
#2458 opened Nov 28, 2020 by jfng
1
Fix firrtl backend subword assignment issue and missing wire definitions
#2457 opened Nov 27, 2020 by sahandKashani
2
Fix begin/end in generate
#2436 opened Nov 11, 2020 by dalance
2
synth_gowin: move splitnets to after iopadmap
#2435 opened Nov 10, 2020 by pepijndevos
2
Adds support for defining the YOSYS_DATDIR location at runtime
#2417 opened Oct 29, 2020 by QuantamHD
gowin: Fix cells_sim.v to make abc9 work
#2391 opened Sep 27, 2020 by tpambor
9
ice40: Provide default values for unconnected ports of SB_LUT4 and SB_RAM40_4K*
#2390 opened Sep 27, 2020 by tpambor
clk2fflogic: nice names for autogenerated signals
#2376 opened Sep 10, 2020 by nmoroze
1
Add the CMake build system script.
#2362 opened Aug 27, 2020 by RonxBulld
1
Add support for unpacked arrays assignment
#2331 opened Aug 5, 2020 by kgugala
4
Add support for user types in IOs
#2312 opened Jul 29, 2020 by kgugala
2
Add loop iterator declaration in the loop definition
#2248 opened Jul 8, 2020 by kgugala
4
Add `partition` command to do balanced hypergraph partitioning on a gate-level module
#2172 opened Jun 18, 2020 by boqwxp • Draft 3 of 3
31
clean: remove unused wires even with (* init *) on
#2076 opened May 25, 2020 by eddiehung • Draft
2
cleaning enhancements see #2048
#2049 opened May 14, 2020 by gojimmypi • Approved
21
ProTip! Follow long discussions with comments:>50.
You can’t perform that action at this time.