Sitelet https://github.com/r55-eth/rvemu/commit/fa432e96af1491ba7c8c5ea866e8acbc2173bd85
Skip to content

Commit fa432e9

Browse files
committed
fix typo on immediate and mnemonic
1 parent 07994c5 commit fa432e9

1 file changed

Lines changed: 2 additions & 2 deletions

File tree

‎tests/rv32i.rs‎

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -399,7 +399,7 @@ fn or_rd_rs1_rs2() {
399399
let data = vec![
400400
0x13, 0x08, 0x30, 0x00, // addi x16, x0, 3
401401
0x93, 0x08, 0x50, 0x00, // addi x17, x0, 5
402-
0x33, 0x69, 0x18, 0x01, // xor x18, x16, x17
402+
0x33, 0x69, 0x18, 0x01, // or x18, x16, x17
403403
];
404404
let expected_xregs = helper::create_xregs(vec![(16, 3), (17, 5), (18, 7)]);
405405
let expected_fregs = helper::create_fregs(vec![]);
@@ -476,7 +476,7 @@ fn blt_rs1_rs2_imm() {
476476
let data = vec![
477477
0x13, 0x08, 0xd0, 0xff, // addi x16, x0, -3
478478
0x93, 0x08, 0x50, 0x00, // addi x17, x0, 5
479-
0x63, 0x46, 0x18, 0x01, // blt x16, x17, -8
479+
0x63, 0x46, 0x18, 0x01, // blt x16, x17, 12
480480
];
481481
let expected_xregs = helper::create_xregs(vec![(16, -3i64 as u64), (17, 5)]);
482482
let expected_fregs = helper::create_fregs(vec![]);

0 commit comments

Comments
 (0)